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ABSTRACT 
 
 
 
In testing digital combinational logic for stuck-at faults, it is required to 
determine the most appropriate test sequence needed to detect the required number of 
possible faults. The exhaustive test pattern generation method is the simplest 
approach to implement as it produces test patterns consisting of all possible input 
combinations of the circuit under test. However, a consequence of this approach is 
that it results in a large test set when the number of circuit inputs is large. This can 
take an unnecessarily long time to apply on the circuit under test as during the test 
process, only a small fraction of all possible test vectors is actually required to 
produce high percentage of fault coverage. As an alternative, random test pattern 
generation applies a random set of test patterns which can be used to reduce the 
number of test patterns compared to exhaustive test. However, both test pattern 
generation approaches generate unnecessary test vectors to apply to the circuit as 
multiple patterns typically detect the same fault. Antirandom testing on the other 
hand ensures that the identified test vectors to use do not detect the same fault by 
introducing the concept of Hamming distance between test vectors and this distance 
is be maximized. This results in a reduction in the number of required test vectors 
when compared to an exhaustive test. However, the algorithm for Antirandom test 
vector generation is computation intensive and vague in its definition when there are 
more than one possible next test vectors. In this study, efficient calculation of 
Hamming distance has been proposed, moreover the choice of the next test vector is 
addressed by using the proposed Horizontal Hamming distance method which has 
not yet been explored. The approach effectively detects faults at a much faster rate 
and produces a much higher fault coverage than the existing Antirandom method. 
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ABSTRAK 
 
 
 
Untuk menguji logik gabungan digital yang ada kegagalan, adalah perlu 
memastikan set corak ujian yang paling sesuai. Kaedah ujian corak yang menyeluruh 
adalah pendekatan yang paling mudah untuk dilaksanakan kerana ia menghasilkan 
corak ujian untuk semua kemungkinan gabungan input litar yang diuji. Namun, hasil 
daripada pendekatan ini  menyebabkan set ujian yang besar apabila bilangan input 
litar bertambah. Ini mengambil masa yang terlalu lama untuk di aplikasikan kepada 
litar yang sedang diuji dan hanya sebahagian kecil daripada ujian vektor  diperlukan 
untuk menghasilkan peratusan liputan kerosakkan yang tinggi. Dengan ujian yang 
menyeluruh, ujian vektor yang tidak diperlukan sebenarnya digunakan dan ini 
mengambil masa ujian yang lebih lama daripada yang sepatutnya. Sebagai alternatif, 
kaedah generasi corak ujian rawak digunakan untuk mengurangkan bilangan corak 
ujian berbanding dengan ujian lengkap. Ujian Antirandom memastikan bahawa ujian 
vektor telah dikenalpasti supaya ia tidak mengesan kerosakkan yang sama dengan 
memperkenalkan konsep jarak Hamming yang mana ujian vektor dan jarak akan 
dimaksimumkan. Ini mengurangkan bilangan ujian vektor yang diperlukan 
berbanding dengan ujian lengkap. Walau bagaimanapun, algoritma bagi ujian vektor 
kaedah generasi Antirandom adalah kabur dan tidak dikenal pasti apabila ada lebih 
daripada satu kemungkinan ujian vektor selanjutnya untuk dipilih. Dalam kajian ini, 
pengiraan yang cekap jarak Hamming telah dicadangkan. Ujian vektor yang 
seterusnya ditangani dengan menggunakan kaedah jarak mengufuk Hamming yang 
masih belum diterokai. Pendekatan yang efektif mengesan kegagalan pada kadar 
yang lebih cepat dan menghasilkan liputan kesalahan yang lebih tinggi daripada 
kaedah Antirandom yang sedia ada. 
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CHAPTER 1 
 
 
 
1 INTRODUCTION 
1.1 Introduction 
Race of innovation and technology development has shifted the trends from 
System on Board (SoB) to System-on-Chip (SoC) and System-in-Package (SiP). 
Embedding millions of logical operations on a single platform with efficient 
utilization of resources has resulted in extremely complex integrated circuits (ICs). 
Moreover, indulge design and manufacturing has become a challenge to produce 
required functionality at an affordable price. Stuck-at-faults, delay faults and 
manufacturing defects have made verification and testing a vital step in formulation 
of VLSI realization process, increasing production cost by 40%. In a short span of 
time it is impractical to synthesize and propagate faults on each node of an embedded 
circuit. Furthermore, minimizing yield loss and defect level can cause a delayed 
availability of devices to consumers. Whereas timely organized testing with in 
minimum duration may preserve time and cost of testing. 
Rapid testing even throughout the production life cycle is not enough to 
maintain modern quality standards [1, 2]. Now-a-days quick digital circuit testing 
during operation is critical for reliable electronic services. Avoiding expensive and 
delicate probe testing in automatic test equipment, Built-in-Self-test (BIST) has 
solved problem in periodic testing of automotive electronics. BIST, comprising of 
Automatic Test Pattern Generator (ATPG) and Output Response Analyzer (ORA) is 
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mounted on device itself to tests an IC on regular intervals based on its requirement. 
ATPG uses space efficient Linear Feedback Shift Register (LFSR) to generate test 
patterns for application on Circuit Under Test (CUT). Moreover, signature analysis 
and comparison is carried out by ORA. 
Relation of stuck-at-faults with delay, short and open faults suggests that 
exposing all stuck-at-faults in logical circuits gives 99.9% of confidence in an IC. 
Therefore, study on testing stuck-at-faults has been carried out minimizing the 
number of test patterns required for testing of an IC. The simplest approach to test 
stuck-at faults in digital combinational circuits is to use an exhaustive testing where 
the test set comprises of all the possible input combinations for CUT [1]. For a 
circuit with a large number of inputs, the test process would take a substantial 
amount of time to complete. Test time would be longer than necessary because many 
of the test vectors used are not actually needed; as some test vectors may detect more 
than one faults. Random testing is another alternative for test pattern generation 
which picks random test vectors from input space and tests the IC till required Fault 
Coverage (FC) is obtained. However, both test pattern generation approaches 
generate unnecessary test vectors to apply on circuit, as multiple patterns typically 
detect the same fault. Antirandom (AR) gives a selection criteria using Cartesian 
Distance (CD) and Hamming Distance (HD) ensuring that test vectors doesn’t target 
same fault sites. Whereas AR is compute intensive and vague in its definition having 
no selection criteria when more than one test vectors are equally eligible for next 
selection [3]. Therefore, in the course of this study, definition of HD has been revised 
to facilitate selection criteria maximizing FC. 
1.2 Horizontal and Vertical Hamming Distance 
HD is count of different bits when two vectors are compared. For example, 
having a first vector v1 = {0000} and a second vector v2 = {1011} results in HD of 3 
as the 1
st
, 3
rd
 and 4
th
 bits switch from 0 to 1 while changing input pattern from v1 to 
v2. This concept has been used to maximize the distance between two vectors. It can 
be observed that bits not only differ from one vector to another, but they also differ 
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from one bit to another within that same vector. Simulations show that a different bit 
count within a single vector is of big importance from FC point of view. In this study 
it is proposed that the HD can be in two directions, vertical and horizontal. The one 
defined above is termed as vertical HD and second one in the horizontal direction 
gives the count of bits switching within a test vector. For example, v1 = {0000} 
doesn’t have any bit switching within this vector so its Horizontal Total Hamming 
Distance (HTHD) will be zero whereas in v2 = {1010}, there are three transitions. 
The first transition is from the 1
st
 bit to the 2
nd
 bit, the second transition is from the 
2
nd
 bit to the 3
rd
 bit and third transition is from the 3
rd
 bit to the 4
th
 bit, resulting in 
HTHD of 3 for this vector. Figure 1.1 shows the calculation of Vertical Total 
Hamming distance (VTHD) (in the gray box) and HTHD (in the blue box) for a 4-bit 
sequence. 
 
Figure 1.1: Difference of VTHD AND HTHD   
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1.3 Problem Statement 
Removal of randomness in TPG is effective from a FC point of view. AR 
testing concept plays an important role in this perspective with application of two 
powerful filters. HD and CD are used to maximize the distance between preceding 
and subsequent test vectors. The randomness still prevails in cases when more than 
one test vectors have same Maximum Total Hamming Distance (MTHD) and 
Maximum Total Cartesian Distance (MTCD). For a 4 bit input CUT, starting with a 
seed value of {0000}, only one option is available for the next test vector (i.e. 
{1111}) having MTHD of 4 and MTCD of 2 among all other test vectors. For 
selection of the next test vector, Table 1.1 shows that there are six test vectors which 
have the same THD and TCD (shown in bold face). With AR testing approach, all of 
these six test vectors are equally eligible to be chosen as subsequent test vectors. The 
criteria to choose between these six vectors has not been given due consideration in 
AR testing method. Choosing randomly among these six test vectors introduces 
randomness in the selection procedure which if done deterministically, can lead to 
higher FC. 
Table 1.1: Test Vectors with THD and TCD 
Candidate next test vector THD with {0000,1111} TCD with {0000,1111} 
0001 4 2.7320 
0010 4 2.7320 
0011 4 2.8284 
0100 4 2.7320 
0101 4 2.8284 
0110 4 2.8284 
0111 4 2.7320 
1000 4 2.7320 
1001 4 2.8284 
1010 4 2.8284 
1011 4 2.7320 
1100 4 2.8284 
1101 4 2.7320 
1110 4 2.7320 
Distance maximization requires two types of distance calculations differing 
widely in calculation time and computational complexity. Prioritizing the test vectors 
based on distance approach can be compute intensive if selection procedure is not 
strategized properly. Computational complexities of HD and CD can be compared 
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considering their formulae. Although CD can be a function of HD but TCD cannot 
be formulized easily in form of THD. 
CD = √    where as TCD ≠ √        (1) 
While selecting test vectors from input space, test vector with MTHD and 
MTCD is selected. With “M” number of selected test vectors and “N” number of 
available choices, M x N computations are required to calculate all VTHD’s and test 
vectors with maximum VTHD’s are shortlisted for CD calculations.   
For a 4-bit input IC, prioritizing whole input space with respect to VTHD 
requires 680 computations and with a 10 bit input IC, number of computations 
required to prioritize whole input space are 178956800. Higher number of 
computations required to calculate VTHD makes AR a compute intensive algorithm 
for TPG. CD calculations are only applied on the test vectors that have maximum 
VHD. Therefore, efficient VTHD calculations can lead to quick TPG. 
There has been no criteria to choose when more than one test vectors have 
same MTHD and MTCD. Moreover, FC has always been compromised for reduction 
of HD calculations which makes AR an inefficient algorithm. AR has also 
overlooked the HTHD while selecting test vectors from input space. This study will 
explore the following questions. 
 Is there any relationship between Horizontal Hamming Distance and Fault 
Coverage? 
 Does Horizontal Hamming Distance increase Fault Coverage? 
 How to reduce computational complexity in calculating Vertical total 
hamming Distance without compromising on Fault Coverage? 
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1.4 Objectives 
The objectives of this research are 
 Analyze Horizontal Hamming distance of all test sets generated by 
ATLANTA for each ISCAS’85 benchmark circuits from Fault Coverage 
point of view. 
 Employ Horizontal Hamming distance in Antirandom concept to increase 
Fault Coverage. 
 Formulate an algorithm to reduce computational complexity of Vertical 
Total Hamming Distance calculations without compromising on Fault 
Coverage. 
1.5 Scope of Research 
Area of this study is bounded to detection of all type of stuck-at faults in 
combinational circuits. Standard ISCAS’85 combinational circuits has been used for 
the testing purposes [4]. They include bench circuits with a vast range of inputs from 
5 to 207 inputs.  The following Table 1.2 gives critical overview of all ISCAS’85 
benchmark circuits.   
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Table 1.2: List of ISCAS'85 Benchmark Circuits 
ISCAS’85 
Circuit 
No. of input pins 
No. of 
Output pins 
No. of Gates No. of faults 
c17 5 2 6 22 
c432 36 7 160 524 
c499 41 32 202 758 
c880 60 26 383 942 
c1355 41 32 546 1574 
c1908 33 25 880 1879 
c2670 233 140 1193 2747 
c3540 50 22 1669 3428 
c5315 178 123 2307 5350 
c6288 32 32 2416 7744 
c7552 207 108 3512 7550 
1.6 Thesis Organization 
The rest of the thesis explains background of study, strategy to accomplish 
the objectives and results obtained with the help of this study. Chapter 2 introduces 
the topic of LFSR reseeding, white box and black box test pattern generations. This 
section gives an overview of VTHD calculations required for selection procedure of 
test vectors. Chapter 3 is for methodology showing a flow graph of the project along 
with a brief description on Atlanta and ISCAS’85 benchmark circuits. Chapter 4 
contains the results obtained from all simulations and a critical analysis on the 
obtained results. This project ends with a conclusion and highlights the major 
contributions.  The thesis ends with a few suggestions for future work.
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APPENDIX A 
Atlanta – M 2.0 Guidelines 
 
Commands for operations in Atlanta, c432 bench file is used as an example 
Generating test patterns for a bench file “atalanta-M -t c432.pat -W 1 c432.bench” 
Generating test patterns with the fault list. “atalanta-M -t c432.pat -W 1 -F c432.flt 
c432.bench” 
Generating test patterns and correct test vectors to detect faults “atalanta-M -t 
c432.pat -W 2 c432.bench” 
Generating test patters required to test CUT. “atalanta-M -D 1 -t c432.pat -W 2 
c432.bench” 
generating test vectors only for faults specified in bench file. “atalanta-M -t c432.pat 
-f c432.flt -W 1 c432.bench” 
simulating test vectors in .pat file and writing the resulted fault coverage in .rep file 
“atalanta-M -S -t c432.pat -P c432.rep c432.bench” 
Simulating test patterns in .pat file and writing all the undetectable faults in .ud file. 
“atalanta-M -S -t c432.pat -P c432.rep -U c432.ud -v c432.bench” 
 
  
